

Compal Confidential

MB Schematic Document

FH58F
LA-J251P

Rev:1.0

2019.06.26

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/10/30	Deciphered Date	2018/10/30	Title	Cover Sheet
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number FH58F M/B LA-J251P
				Date: Monday, August 12, 2019	Rev 1.0
				Sheet 1 of 101	

Vcc		3.3V +/- 5%					
Ra		100K +/- 1%					
Board ID	Rb	V _{BI} D	min	V _{BI} D	typ	V _{BI} D	max
0	0			0.000 V		0.300 V	0x00 - 0x13
1	12K +/- 1%	0.347 V		0.345 V		0.360 V	0x14 - 0x1E
2	15K +/- 1%	0.423 V		0.430 V		0.438 V	0x1F - 0x25
3	20K +/- 1%	0.541 V		0.550 V		0.559 V	0x26 - 0x30
4	27K +/- 1%	0.691 V		0.702 V		0.713 V	0x31 - 0x3A
5	33K +/- 1%	0.807 V		0.819 V		0.831 V	0x3B - 0x45
6	43K +/- 1%	0.978 V		0.992 V		1.006 V	0x46 - 0x54
7	56K +/- 1%	1.169 V		1.185 V		1.200 V	0x55 - 0x64
8	75K +/- 1%	1.398 V		1.414 V		1.430 V	0x65 - 0x76
9	100K +/- 1%	1.634 V		1.650 V		1.667 V	0x77 - 0x87
10	130K +/- 1%	1.849 V		1.865 V		1.881 V	0x88 - 0x96
11	160K +/- 1%	2.015 V		2.031 V		2.046 V	0x97 - 0xA4
12	200K +/- 1%	2.185 V		2.200 V		2.215 V	0xA5 - 0xAF
13	240K +/- 1%	2.316 V		2.329 V		2.343 V	0xB0 - 0xB7
14	270K +/- 1%	2.395 V		2.408 V		2.421 V	0xB8 - 0xBF
15	330K +/- 1%	2.521 V		2.533 V		2.544 V	0xC0 - 0xC9
16	430K +/- 1%	2.667 V		2.677 V		2.687 V	0xCA - 0xD4
17	560K +/- 1%	2.791 V		2.800 V		2.808 V	0xD5 - 0xDD
18	750K +/- 1%	2.905 V		2.912 V		2.919 V	0xDE - 0xF0
19	NC	3.000 V		3.000 V			0xF1 - 0xFF

BUS	Device	Address(7 bit)	Address(8bit)	
			Write	Read
I2C_0 (+3VS)				
I2C_1 (+3VS)	TM-P3393-003 (Touch Pad)			
	SA577C-12A0 (Touch Pad)			
PCH_SMBCLK (+3VS)	DIMM1			
	DIMM2			
PCH_SML1CLK EC_SMB_CK2 (+3VS)	N18P-G0/N17P-G0-K1 (VGA)	0x9E		
	Thermal Sensor (NCT7718W)	1001_100xb	1001_1001b	1001_1000b
	PCH	0x90		
EC_SMB_CK1 (+3VLP)	BQ24780 (Charger IC)	0x12		
	BATTERY PACK	0x16		
EC_SMB_CK3 (+3VALW)	LED driver	0xC0		

[illegible]


BOM Option Table	
Item	BOM Structure
Unpop	@
Connector	CONN@
CMC	CMC@
dGPU circuit	VGA@
N18P GPU	N18P@
N17P GPU	N17P@
TPM	TPM@
For Acer IOAC	IOAC@
No Acer IOAC	NIOAC@
KB backlight	KBLED@
KB LED driver	LED14P@
OVRM-ON	ON_X76@
OVRM-uPI	uPI_X76@
Thermal sensor	TMS@
for SW debug board	UART@
Intel CNVi	CNVi@
Finger Print	FP@
FinerPrint(with PBA)	PBA@
EMI requirement	EMI@
EMI require reserve	XEMI@
ESD requirement	ESD@
ESD require reserve	XESD@
FP ESD requirement	FPESD@
Pidgey ESD requirement	PGESD@
SATA HDD W REDRIVER	SATARD@
SATA HDD WO REDRIVER	SATANRD@
i5 CPU	i5@
i7 CPU	i7@
H62 CPU	H62@
H82 CPU	H82@
LAN LDO mode	LDO@
LAN Switch mode	SWR@

<i>SIGNAL</i>	<i>SLP_S3#</i>	<i>SLP_S4#</i>	<i>SLP_S5#</i>	<i>+VALW</i>	<i>+V</i>	<i>+VS</i>	<i>Clock</i>
<i>S0 (Full ON)</i>	<i>HIGH</i>	<i>HIGH</i>	<i>HIGH</i>	<i>ON</i>	<i>ON</i>	<i>ON</i>	<i>ON</i>
<i>S3 (Suspend to RAM)</i>	<i>LOW</i>	<i>HIGH</i>	<i>HIGH</i>	<i>ON</i>	<i>ON</i>	<i>OFF</i>	<i>OFF</i>
<i>S4 (Suspend to Disk)</i>	<i>LOW</i>	<i>LOW</i>	<i>HIGH</i>	<i>ON</i>	<i>OFF</i>	<i>OFF</i>	<i>OFF</i>
<i>S5 (Soft OFF)</i>	<i>LOW</i>	<i>LOW</i>	<i>LOW</i>	<i>ON</i>	<i>OFF</i>	<i>OFF</i>	<i>OFF</i>

Power Plane	Description	S0	S3	S4	S5
+RTCVCC	RTC Battery Power	ON	ON	ON	ON
+19V_VIN	Adapter power supply	N/A	N/A	N/A	N/A
+12.6V_BATT	Battery power supply	N/A	N/A	N/A	N/A
+19VB	AC or battery power rail for power circuit.	N/A	N/A	N/A	N/A
+3VLP	+19VB to +3VLP power rail for suspend power	ON	ON	ON	ON
+5VALW	+5V Always power rail	ON	ON	ON	ON
+3VALW	System +3VALW always on power rail	ON	ON	ON	ON*
+3VALW_DSW	+3VALW power for PCH DSW rails	ON	ON	ON	ON
+1.05VALW	+1.05V Always power rail	ON	ON	ON	ON
+1.2V_VDDQ	DDR4 +1.2V power rail	ON	ON	OFF	OFF
+1.05V_VCCST	Sustain voltage for processor in Standby modes	ON	ON	OFF	OFF
+5VS	System +5V power rail	ON	OFF	OFF	OFF
+3VS	System +3V power rail	ON	OFF	OFF	OFF
+1.05VS_VCCSTG	+1.05VALW_PRIM Gated version of VCCST	ON	OFF	OFF	OFF
+0.6VS_VTT	DDR +0.6VS power rail for DDR terminator .	ON	OFF	OFF	OFF
+VCC_CORE	Core voltage for CPU	ON	OFF	OFF	OFF
+VCC_GT	Sliced graphics power rail	ON	OFF	OFF	OFF
+VCCIO	CPU IO +0.95VS power rail	ON	OFF	OFF	OFF
+VCC_SA	System Agent power rail	ON	OFF	OFF	OFF
+1.8VSDGPU_AON	+1.8VS power rail for GPU(AON rails)	ON	OFF	OFF	OFF
+1.8VSDGPU_MAIN	+1.8VS power rail for GPU GC6	ON	OFF	OFF	OFF
+NVVDD1	Core voltage for VGA (merge core & core_s)	ON	OFF	OFF	OFF
+1.35VSDGPU	+1.35VS power rail for GPU	ON	OFF	OFF	OFF
+1.0VSDGPU	+1.0VS power rail for GPU	ON	OFF	OFF	OFF
+1.8VALW	System +1.8VALW always on power rail	ON	ON	ON	ON*

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

Board ID	PCB Revision	Board ID	PCB Revision
0	1650 Rev0.1+RGB	10	
1	1650 Rev1.0+RGB	11	
2		12	
3		13	
4		14	
5		15	
6		16	
7		17	
8	1660 Rev1.0+RGB	18	
9		19	





PCB EH5VF LA-H501P LS-H501P/H502P
DAZ2K700100



PCB EH5VF LA-H501P LS-H501P/H502P
DAZ2K700101

Coffee Lake-H CPU SKU



S IC CL8068403373522 SR3Z0 U0 2.3G ABO!
SA0000BPJ40



S IC CL8068403359524 SR3YY U0 2.2G ABO!
SA0000BPZ40



S IC CL8068403373522 QP89 U0 2.3G BGA
SA0000BPJ10

Re-fresh U0 stepping



S IC CL8068404121905 QRR5 U0 2.4G FCBGA
SA0000COG00



S IC CL8068404121817 QRR2 U0 2.6G FCBGA 1440
SA0000COF10



S IC CL8068404121905 SRF6X U0 2.4G ABO!
SA0000COG40



S IC CL8068404121817 SRF6U U0 2.6G ABO!
SA0000COF30

Re-fresh R0 stepping



S IC CL8068404069511 QS6H R0 2.5G BGA
SA0000CQH00




S IC CL8068404069311 QRZS R0 2.6G FCBGA
SA0000COC00



S IC CL8068404069606 QSKC R0 2.4G FCBGA
SA0000CSZ20



S IC CL8068404069418 QSKB R0 2.6G FCBGA
SA0000CSU20




S IC CL8068404069606 SRF6R R0 2.4G ABO!
SA0000CSZ10




S IC CL8068404069418 SRF6P R0 2.6G ABO!
SA0000CSU10

Cannon Lake PCH SKU



S IC FH82HM370 SR40B B0 BGA 874P PCH-H ABO!
SA0000BVP10



S IC FHHM370 QNYF B0 BGA 874P PCH-H
SA0000BPF10

NV GPU SKU




S IC N17P-G0-K1-A1 FCBGA 908P GPU ABO!
SA0000CFM20



S IC N18P-G0-A1 QS FCBGA 960P GPU ABO!
SA0000CK210



S IC N18P-G0-MP-A1 FCBGA 960P GPU ABO!
SA0000CK230



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/10/30	Deciphered Date	2018/10/30	Title	CFL-H(1/8)DDI/eDP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number FHS8F M/B LA-J251P
				Date	Monday, August 12, 2019
				Sheet	6 of 101
				Rev	1.0


CHANNEL-A

Interleaved Memory



CHANNEL-B

Interleaved Memory





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/10/30	Deciphered Date	2018/10/30	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				CFL-H(3/8)DIMMB	
Size	Document Number	Rev		1.0	
Custom	FH58F M/B LA-J251P				
Date:	Monday, August 12, 2019	Sheet	8	of	101

PEG&DMI


To DGPU
PEG Lane Reversed

To DGPU
PEG Lane Reversed




To PCH


To PCH



CFL-H_BGA1440




GT
32000mA (Hexa Core GT2)



CFL-H_BGA1440
@


1. VccGT_SENSE / VssGT_SENSE Trace Length Match < 25 mils
2. Maintain 25-mil separation distance away from any other dynamic signals.



CFL-H_BGA1440
@

1. Vcc_SENSE/ Vss_SENSE Trace Length Match < 25 mils
2. Maintain 25-mil separation distance away from any other dynamic signals.


128000mA (Hexa Core GT2)



CFL-H_BGA1440
@






+VCC_SA
Max: 11100mA


+VCC_IO
Max: 6400mA



CFL-H_BGA1440

1. VccGT_SENSE / VssGT_SENSE Trace Length Match < 25 mils
2. Maintain 25-mil separation distance away from any other dynamic signals.





The 30 HSIO lanes on PCH-H supports the following configurations:

- Up to 24 PCIe* Lanes
 - A maximum of 16 PCIe* Ports (or devices) can be enabled
 - When a GbE Port is enabled, the maximum number of PCIe* Ports (or devices) that can be enabled reduces based off the following:
 - Max PCIe* Ports (or devices) = 16 - GbE (0 or 1)
 - PCIe* Lanes 1-4 (PCIe* Controller #1), 5-8 (PCIe* Controller #2), 9-12 (PCIe* Controller #3), 13-16 (PCIe* Controller #4), 17-20 (PCIe* Controller #5), and 21-24 (PCIe* Controller #6) can be individually configured
- Up to 6 SATA Lanes
 - A maximum of 6 SATA Ports (or devices) can be enabled
 - SATA Lane 0 has the flexibility to be mapped to Flex I/O Lane 16 or 18
 - SATA Lane 1 has the flexibility to be mapped to Flex I/O Lane 17 or 19
- Up to 10 USB 3.1 Lanes
 - A maximum of 10 USB 3.1 Ports (or devices) can be enabled
- Up to 4 GbE Lanes
 - A maximum of 1 GbE Port (or device) can be enabled
- Supports up to 3 Remapped (Intel® Rapid Storage Technology) PCIe* storage devices
 - x2 and x4 PCIe* NVMe SSD
 - x2 Intel® Optane™ Memory Device
 - See the "PCI Express* (PCIe*)" chapter for the PCH PCIe* Controllers, configurations, and lanes that can be used for Intel® Rapid Storage Technology PCIe* storage support
- For unused SATA/PCIe* Combo Lanes, Flex I/O Lanes that can be configured as PCIe* or SATA, the lanes must be statically assigned to SATA or PCIe* via the SATA/PCIe Combo Port Soft Straps discussed in the SPI Programming Guide and through the Intel® Flash Image Tool (FIT) tool.

Vinafix

2 OF 13

CNP-H_BGA874

Rev1.0

@

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF 13


2 OF 13

2 OF 13

2 OF 13

2 OF 13

2 OF



Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date	2017/10/30	Deciphered Date	2018/10/30	Title	PCH(2/8)CLK/CNVI/SD		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number		
				Custom	PH58F M/B LA-J251P	Rev	1.0
				Date:	Monday, August 12, 2019	Sheet	15 of 101

can remove if no use DP
08/18

remove PCH DP SCLK/SDATA:

DDP[B..F]CTRLDATA
This signal has a weak internal Pull-down.
0 = Port B-D is not detected.
1 = Port B,C,D is detected. (Default)
Notes:
1. The internal Pull-down is disabled after
PCH_PWR0K de-asserts
2. This signal is in the primary well.

no follow naming

<27,39> DP0_HPD_PCH
<27,40> HDMI_HPD_PCH

<38> EDP_HPD

<51,58> EC_PME#

CRB connect GND

<66> PCH_SPI_SI_R

<66> PCH_SPI_SO_R

<66> PCH_SPI_CLK_R

* wait confirm CG7
PDG P348 quad mode support PH1K
CRB P/U 20k
#571182_CFL_PCH_EDS_Rev1.0 recommend 100k
#571391_CFL_H_PDG_Rev0p71

PCH_SPI_I02

PCH_SPI_I03

PCH_SPI_SI_R





STRAP

GPP_H15

PCH_SPI_CLK_R


intel critical net recommend

SPI ROM (16MByte)




remove CIO_PLUG_EVENT#

intel critical net recommend



GPIO Serial Expander (GSX) is the capability provided by the PCH to expand the GPIOs on a platform that needs more GPIOs than the ones provided by the PCH.







RVF: 330K
A 1 M pull-up is used on the customer reference board (CRB). This is needed to reduce leakage from coin cell battery in G3 state.

Vinafix.com

Vinafix.com

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/10/30	Deciphered Date	2018/10/30	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCH(3/8)DDC/SPI	
Size	Document Number	Rev		1.0	
Custom	FH58F M/B LA-J251P	Date:		Monday, August 12, 2019	
Sheet		16		of 101	





Vinafix.com

Reserve Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/11/23	Deciphered Date	2017/12/31	Title	N18E-GDDR6 D
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number	Rev 1.0
				Date: Monday, August 12, 2019	Sheet 22 of 101

CHANNEL-A

BOT REVERSE TYPE (4 mm)


Interleaved Memory

TOP: JDIMM1 CONN Non-ECC DIMM


SPD ADDRESS FOR CHANNEL A :
WRITE ADDRESS: 0XA0
READ ADDRESS: 0XA1
SA0 = 0; SA1 = 0; SA2 = 0.
DDR4 POR OPERATING SPEED: 1867 MT/S
STRETCH GOAL IS 2133 MT/S

Layout Note:
Place near JDIMM1.257,259


Layout Note:
Place near JDIMM1.258





Layout Note:
PLACE THE CAP near JDIMM1. 164



Layout Note:
Place near JDIMM1



Part Number: SP07001CY00
Part Value: S SOCKET LOTES ADDR0206-P001A 260P DDR4



VREF traces should be at least 20 mils wide with 20 mils spacing to other signals

CHANNEL-B


BOT

STD (4 mm)

Interleaved Memory

TOP: JDIMM2 CONN Non-ECC DIMM



<8> DDR_B_D[0..15]
<8> DDR_B_D[16..31]
<8> DDR_B_D[32..47]
<8> DDR_B_D[48..63]




SPD ADDRESS FOR CHANNEL B :
WRITE ADDRESS: 0XA4
READ ADDRESS: 0XA3
SA0 = 0; SA1 = 1; SA2 = 0.
DDR4 POR OPERATING SPEED: 1867 MT/S
STRETCH GOAL IS 2133 MT/S

Layout Note:
Place near JDIMM3.257,259


Layout Note:
Place near JDIMM3.258




Layout Note:
PLACE THE CAP WITHIN 200 MILS
FROM THE JDIMM3



Layout Note:
Place near JDIMM3



Part Number: SP07001HW00
Part Value: S SOCKET LOTES ADDR0205-P001A DDR4 STD



Vinafix.com

Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2017/10/30		Deciphered Date		2018/10/30		Title			
								DDRIV_CHB: DIMM0			
								Size Document Number			
								FH58F MIB LA-J251P			
								Rev 1.0			
								Date: Monday, August 12, 2019			
								Sheet 24 of 101			

Vinafix.com

Reserve Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/11/23	Deciphered Date	2017/12/31	Title	N18E-GDDR6 D
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number	Rev 1.0
				Date: Monday, August 12, 2019	Sheet 25 of 101



Vinafix.com


Reserve Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/11/23	Deciphered Date	2017/12/31	Title	N18E-GDDR6 D
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number	Rev 1.0
				Date: Monday, August 12, 2019	Sheet 26 of 101


GDDR5 Mode H Mapping

Address	DATA	Bus
CMD0	0..31	32..63
CMD1	A3_BA3	
CMD2	A2_BA0	
CMD3	A4_BA2	
CMD4	A5_BA1	
CMD5	WE#	
CMD6	A7_A8	
CMD7	A6_A11	
CMD8	ABI#	
CMD9	A12_RFU	
CMD10	A0_A10	
CMD11	A1_A9	
CMD12	RAS#	
CMD13	RST#	
CMD14	CKE#	
CMD15	CAS#	
CMD16		CS#
CMD17		A3_BA3
CMD18		A2_BA0
CMD19		A4_BA2
CMD20		A5_BA1
CMD21		WE#
CMD22		A7_A8
CMD23		A6_A11
CMD24		ABI#
CMD25		A12_RFU
CMD26		A0_A10
CMD27		A1_A9
CMD28		RAS#
CMD29		RST#
CMD30		CKE#
CMD31		CAS#





Strap Pins Note 1		Functions Selected by This Strapping				
STRAP5	STRAP4	STRAP3	SMB_ALT_ADDR	DEVID_SEL	PCIE_CFG	VGA_DEVICE
L	L	L	0	0	0	0
L	L	M	0	0	0	0
L	L	H	0	0	0	0
L	H	L	0	0	1	1
H	L	L	0	1	0	0
H	L	M	0	0	0	1
H	L	H	0	0	0	1
H	H	L	0	1	0	0
L	L	M	1	0	0	0
L	L	H	1	0	0	1
L	M	L	0	0	1	0
L	M	M	0	0	1	0
L	M	H	0	0	1	1
M	L	L	1	0	0	0
M	L	M	1	0	0	1
M	L	H	1	0	0	1
M	H	L	1	1	1	1



SMB_ALT_ADDR		Functions
Low	Single GPU	
High	Dual GPU	
DEVID_SEL		
Low	Orig. Device ID	
High	Support G-Sync GPUID	
VGA_DEVICE		
Low	3D Device	
High	VGA Device	
PCIE_CFG		
Low	Normal signal swing	
High	Reduce the signal amplitude	





Table 3. N17P-G1/G0-G0-K14 GDDR5 Recommended Memories

Memory Density	Allowed Memory Configuration	FBVDD/Q	Vendor	Manufacturer Part Number	Die Revision	Strap	Memory Speed Grade	Date Code Alert	Qual Plan	Status
8 Gb	256Mx32	1.35V and 1.5V ²	Samsung	K4G80325FB-HC28	B-die	0x0	7 Gbps	N/A	Full	Production ready ³
			Samsung	K4G80325FB-HC25	B-die	0x0	8 Gbps	N/A	N/A	Substitution allowed with waiver ³
			Micron	MT51J256M32HF-70:A	A-die	0x1	7 Gbps	N/A	Full	Production ready
			Micron	MT51J256M32HF-80:A	A-die	0x1	8 Gbps	N/A	N/A	Substitution allowed with waiver ³
			Hynix	H5GC8H24AJR-R0C	M-die	0x2	7 Gbps	N/A	Full	Post production ready
			Hynix	H5GC8H24AJR-R4C	M-die	0x2	8 Gbps	N/A	N/A	Substitution allowed with waiver ³
			Micron	MT51J256M32HF-70:B	B-die	0x4	7 Gbps	N/A	Full	Post production ready
			Micron	MT51J256M32HF-80:B	B-die	0x4	8 Gbps	N/A	N/A	Substitution allowed with waiver ³
			Hynix	H5GC8H24AJR-R0C	A-die	0x5	7 Gbps	N/A	Full	Post production ready
			Hynix	H5GC8H24AJR-R2C	A-die	0x5	8 Gbps	N/A	N/A	Substitution allowed with waiver ³



Table 4. N18P-G0 GDDR5 Recommended Memories

Memory Density	Allowed Memory Configuration	FBVDD/Q	Vendor	Manufacturer Part Number	Die Revision	Strap	Memory Speed Grade	Date Code Alert	Qual Plan	Status
8 Gb	256Mx32	1.35 V and 1.5V ²	Micron	MT51J256M32HF-80:B	B-die	0x1	8 Gbps	N/A	Full	Production candidate
			Hynix	H5GC8H24AJR-R2C	A-die	0x2	8 Gbps	N/A	Full	Production candidate
			Samsung	K4G80325FC-HC25	C-die	0x0	8 Gbps	N/A	Full	Production candidate

Notes:
1. For H18P-G0, the maximum allowable memory case temperature is 85 °C.
2. DV5 may be required to run WCLK > 3500 MHz; TBD.




N17P VDD5
1uF*5/4.7uF*5 (under GPU)
330uF*1/22uF*3/10uF*2/4.7uF*2



MF=1

MF=0




Vinafix.com

Security Classification		Compal Secret Data		Title	
Issued Date	2017/10/30	Deciphered Date	2018/10/30	N17P GDDR5 CHA 6/7	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Customer	FH58F M/B LA-J251P
				Date	Monday, August 12, 2019
				Sheet	32 of 101

MF=1

MF=0

<28> FBB_D[53:0]



Vinafix.com

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/10/30	Deciphered Date	2018/10/30	Title	N17P GDDR5 CHB 7/7
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Customer	FH58F M/B LA-J251P
				Date	Monday, August 12, 2019
				Sheet	33 of 101

Vinafix.com

Reserve Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/11/23	Deciphered Date	2017/12/31	Title	N18E-GDDR6 D
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number	Rev 1.0
				Date: Monday, August 12, 2019	Sheet 34 of 101


Vinafix.com

Reserve Page






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/11/23	Deciphered Date	2017/12/31	Title	N18E-GDDR6 D
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date: Monday, August 12, 2019	Rev 1.0
				Sheet 35 of 101	

The schematic diagram illustrates the internal components and connections of the UG27 module. The module includes a UG27 chip with pins 1-15, a CG337 capacitor (0.1uF, 10V6K), a CG339 capacitor (220uF, 5.5V6M), a CG335 capacitor (220pF, 50V8J), and a CG336 capacitor (220pF, 50V8J). It also features a 3VSDGPU_EN_R signal, a 3VSDGPU_AON signal, and a 3VSDGPU_VGA signal. The module is connected to a 5V power supply and a 3VSDGPU_VGA signal.


The schematic diagram illustrates the power supply circuit for the UV45 regulator. The circuit is powered by a 1.8V_ALW input and provides a 1.8VSDGPU_MAIN output. The UV45 regulator is configured with VIN1, VIN2, VIN thermal, VBIAS, ON, VOUT, and GND pins. The circuit includes several capacitors (CV357, CV400, CV358, CV389, CV380) and resistors (AOZ1334DI-01, SA00070V00) to ensure stable operation. The output voltage is regulated to 1.8VSDGPU_MAIN, which is also labeled as 0.1U_0201_10V6K. The input voltage is 1.8V_ALW, and the output voltage is 1.8VSDGPU_MAIN. The circuit is designed to provide a stable 1.8V output for the GPU side.




LCD POWER CIRCUIT




USB Touch Screen



Camera




LED PANEL Conn.




ACES_50203-04001-002
CONN@
SP010014B10

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/10/30	Deciphered Date	2018/10/30	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				eDP CONN.	
Size	Document Number	Rev		1.0	
Custom	FH58F M/B LA-J251P	Date:		Monday, August 12, 2019	
Sheet		38		of 101	


Display Port






to PCH



W=40mils




need check pin4 CFG1



W=40mils

W=40mils













0921 change souce to +3VALW, CTRL to SUSP#



OE#	S	INPUT/OUTPUT A	Function
L	L	B1	A=B1
L	H	B2	A=B2
H	X	Z	NC

Vinafix.com

Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2019/12/28				Deciphered Date			
2019/12/28				2019/12/28				Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DP CONN				Rev 1.0			
Size Custom				Document Number				Date: Monday, August 12, 2019			
FH58F M/B LA-J251P				Sheet 39 of 100							



RY11 design guide rev2.0 use 20K pull down.





Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2017/10/30				Deciphered Date			
2017/10/30				2018/10/30				Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HDMI CONN.				Size			
								Document Number			
								FH58F M/B LA-J251P			
								Date			
								Monday, August 12, 2019			
								Sheet			
								40 of 101			






Vinafix.com

Reserve Page




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/11/23	Deciphered Date	2017/12/31	Title	N18E-GDDR6 D
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					FH58F M/B LA-J251P
				Date:	Monday, August 12, 2019
				Sheet	41 of 101
				Rev	1.0



USB3.0 (Port 2)



Close to Pin13





5441E Current Limit		
M1	M0	MODE
L	H	0.9A
H	L	1.5A
H	H	3A

RTS5441 M0 truth table by 2018 BIOS spec			
TYPEC_1P5A_EC	MODE	limit point	Condition
H	3A	3.5A	AC mode or Battery >30%
L	1.5A	1.92A	Battery <30% when DC mode






confirm realtek hand-shake

Vinafix.com


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/20	Deciphered Date	2018/07/20	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Number
				Custom	Rev
				FH58FM/B LA-J251P	
				Date:	Monday, August 12, 2019
				Sheet	42 of 101



G518 MOS Current Limit				
GPP_B1 (TYPEC_1P5A)	GPP_B4 (TYPEC_3A)	RSET(kΩ)	MODE	limit point
L	L	6.2	0.9A	1.09A
L	H	3.53	1.5A	1.92A
H	L	2.54	2A	2.67A
*H	H	1.94	3A	3.5A



CC1_VCONN & CC2_VCONN need 20mil trace width.



Security Classification		Compal Secret Data		Title	
Issued Date	2017/07/20	Deciphered Date	2018/07/20	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				CC+USB TYPE C	
Size	Document	Number	FH58F M/B LA-J251P		Rev 1.0
Date:	Monday, August 12, 2019	Sheet	43	of	101

Vinafix.com

Reserve Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/11/23	Deciphered Date	2017/12/31	Title	N18E-GDDR6 D
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number	Rev 1.0
				Date: Monday, August 12, 2019	Sheet 44 of 101

Vinafix.com

Reserve Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/11/23	Deciphered Date	2017/12/31	Title	N18E-GDDR6 D
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					FH58F M/B LA-J251P
				Date:	Monday, August 12, 2019
				Sheet	45 of 101
				Rev	1.0

Vinafix.com

Reserve Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/11/23	Deciphered Date	2017/12/31	Title	N18E-GDDR6 D
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number	Rev 1.0
				Date: Monday, August 12, 2019	Sheet 46 of 101

Vinafix.com

Reserve Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/11/23	Deciphered Date	2017/12/31	Title	N18E-GDDR6 D
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number	Rev 1.0
				Date: Monday, August 12, 2019	Sheet 47 of 101

Vinafix.com

Reserve Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/11/23	Deciphered Date	2017/12/31	Title	N18E-GDDR6 D
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Rev 1.0	
				Date: Monday, August 12, 2019	
				Sheet 48 of 101	

Vinafix.com








Reserve Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/11/23	Deciphered Date	2017/12/31	Title	N18E-GDDR6 D
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number	Rev 1.0
				Date: Monday, August 12, 2019	Sheet 49 of 101

Vinafix.com

Reserve Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/11/23	Deciphered Date	2017/12/31	Title	N18E-GDDR6 D
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number	Rev 1.0
				Date: Monday, August 12, 2019	Sheet 50 of 101



remind : if no support wake, don't monitor this pin


P/N: SJ10000UP00 (S CRYSTAL 25MHZ 10PF XRCGB25M000F2P34R0)

Table 2-2 Power-on strapping

Pin	Configure signal	Description
LED[0]	Core voltage select	1 High core voltage 0 Low core voltage
LED[1]	Regulator select	1 Switch mode regulator (SWR) select 0 Linear regulator (LDO) select
LED[2]	External clock select	1 25 MHz external clock input 0 48 MHz external clock input


check need power or not? 3/15

TIMAG: S X'FORM_IH-160 LAN,SP050006F00
BOTHAND: S X'FORM_GST5009-E LF LAN,SP050006B10





change to comon

LAN Connector




Wireless LAN

Vinafix



KEY E



NGFF WL+BT (KEY E)

Pin	Signal	Signal	Pin
74	3.3V	GND	75
72	3.3V	RESERVED/REFCLK_N1	73
70	UM_Power_SRC/GPIO/PEWake1#	RESERVED/REFCLK_P1	71
68	UM_Power_SINK/CLKREQ1#	GND	69
66	UM_SWAP/PERST1#	Reserved/PERn1	67
64	RESERVED	Reserved/PERn1	65
62	ALERT# (I/O)(3.3V)	Reserved/PETn1	61
60	IO CLK (I/O)(3.3V)	Reserved/PETn1	59
58	IO DATA (I/O)(3.3V)	Reserved/PETn1	57
56	WL_DISABLE1# (O/I)(3.3V)	PEWake0# (I/O)(3.3V)	55
54	Reserves/W_DISABLE2# (O/I)(3.3V)	CLKREQ0# (I/O)(3.3V)	53
52	PERST0# (O/I)(3.3V)	GND	51
50	SUSCLK(32KHz) (O/I)(3.3V)	GND	49
48	COEX1 (I/O)(1.8V)	REFCLK_N0	47
46	COEX3/(O/I)(1.8V)	REFCLK_P0	45
44	COEX3/(O/I)(1.8V)	PERn0	43
42	VENDOR DEFINED	PERp0	41
40	VENDOR DEFINED	PETn0	39
38	VENDOR DEFINED	PETp0	37
36	UART RTS (O/I)(1.8V)	GND	35
34	UART CTS (I/O)(1.8V)	GND	33
32	UART Tx (O/I)(1.8V)	GND	31
22	UART Rx (I/O)(1.8V)	SDIO Reset# (O/I)(1.8V)	23
20	UART Wake# (I/O)(3.3V)	SDIO Wake# (I/O)(1.8V)	21
18	GND	SDIO DATA CMD (O/I)(1.8V)	19
16	LED#2 (I/O)	SDIO DATA TX (O/I)(1.8V)	17
14	PCM_OUT/IS_SD_OUT (O/I)(1.8V)	SDIO DATA TX (O/I)(1.8V)	15
12	PCM_IN/IS_SD_IN (I/O)(1.8V)	SDIO DATA TX (O/I)(1.8V)	13
10	PCM_SYNC/IS_WS (O/I)(1.8V)	SDIO CMD (O/I)(1.8V)	11
8	PCM_CLK/IS_SCK (O/I)(1.8V)	SDIO CLK (O/I)(1.8V)	9
6	LED#1 (I/O)	GND	7
4	3.3V	GND	5
2	3.3V	GND	1

Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2017/10/30		Deciphered Date		2018/10/30		Title		M.2 Key E (WLAN)	
This SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								Size	Document Number	Rev	
								Custom	FH58F M/B LA-J251P	1.0	
Date:		Monday, August 12, 2019		Sheet		52		of		101	

Vinafix.com

Reserve Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/11/23	Deciphered Date	2017/12/31	Title	N18E-GDDR6 D
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date: Monday, August 12, 2019	Rev 1.0
				Sheet 53 of 101	

Vinafix.com

Reserve Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/11/23	Deciphered Date	2017/12/31	Title	N18E-GDDR6 D
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number	Rev 1.0
				Date: Monday, August 12, 2019	Sheet 54 of 101

Vinafix.com


Reserve Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/11/23	Deciphered Date	2017/12/31	Title	N18E-GDDR6 D
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number	Rev 1.0
				Date: Monday, August 12, 2019	Sheet 55 of 101


HD Audio Codec

2000mA 600ohm@100MHz
DCR 0.1

Use LV1 symbol.




Int. Speaker Conn.




Digital MIC

MIC BOM upload by Audio Team



Headphone Out




Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2017/10/30	Deciphered Date	2018/10/30	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPANET DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HD Audio Codec ALC255		
				Size Custom	Document Number	Rev
				FH58F M/B LA-J251P		1.0
Date: Monday, August 12, 2019		Sheet		56	of	101





Vinafix.com

Reserve Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/11/23	Deciphered Date	2017/12/31	Title	N18E-GDDR6 D
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number	Rev 1.0
				Date: Monday, August 12, 2019	Sheet 57 of 101



**Analog Board ID definition,
Please see page 3.**



<89> VCCCORE_VR PWRGD RB76 2 @ 1 0 0402 5% VR_PWRGD

Vinafix.com

Vinafix.com

Reserve Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/11/23	Deciphered Date	2017/12/31	Title	N18E-GDDR6 D
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number	Rev 1.0
				Date: Monday, August 12, 2019	Sheet 59 of 101


Vinafix.com

Reserve Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/11/23	Deciphered Date	2017/12/31	Title	N18E-GDDR6 D
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Rev 1.0	
				Date: Monday, August 12, 2019	
				Sheet 60 of 101	

Cannonlake
PCH - H

KB9022




Vinafix.com


Reserve Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/11/23	Deciphered Date	2017/12/31	Title	N18E-GDDR6 D
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number	Rev 1.0
				Date: Monday, August 12, 2019	Sheet 62 of 101


ON/OFF BTN






Touch Pad



LED driver



KB Conn. / Backlight



set RE7 to 10k / output = 1.875mA

Vinafix.com

Raptor: NC for 59116F

Security Classification	Compal Secret Data			Compal Electronics, Inc. KB & TP & TPM Connector		
Issued Date	2017/10/30	Deciphered Date	2018/10/30	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	FH58F M/B LA-J251P	1.0
				Date:	Monday, August 12, 2019	Sheet 63 of 101

Vinafix.com

Reserve Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/11/23	Deciphered Date	2017/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date:	Monday, August 12, 2019
				Sheet	64 of 101
				Rev	1.0
				FH58F M/B LA-J251P	

Vinafix.com

Reserve Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/11/23	Deciphered Date	2017/12/31	Title	N18E-GDDR6 D
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Rev 1.0	
				Date: Monday, August 12, 2019	
				Sheet 65 of 101	

<58> LID_SW#

+3VLP

JHS1

1

2

3

4

5

6

GND

GND

GND

0.1uF/0207

100K

PGESD@

ACES 51524-0040N-001




CONN@

SP010022M00


[illegible]

`<16> PCH_SPL_SO_R` `R50` 1 TPM@ 2 33 0402 1% `PCH_SPL_SO_TPM_R`
`<16> PCH_SPL_SI_R` `R51` 1 TPM@ 2 33 0402 1% `PCH_SPL_SI_TPM_R`
`<16> PCH_SPL_CLK_R` `R52` 1 TPM@ 2 33 0402 1% `PCH_SPL_CLK_TPM_R`

The schematic diagram illustrates the power supply circuit for the FP module. A 5V regulator (UK2) is powered by a 5V input (FP_PWR_EN) through a 10µF capacitor (CK4). The output of the regulator is connected to the FP_VCC pin of the FP module (FP@). The FP module is also connected to a 4.7µF capacitor (CK5) to ground. The FP module is labeled SY8288C20AAC_SOT23-5.




PIN	ETU801	FA577E-1200
1	+FP_VCC (5V)	+FP_VCC (3V)
2	USBP	D+
3	USBN	D-
4	GND	GND
5	NC	NC
6	NC	NC
7		NC
8		NC




SATA Re-Driver and cable HDD Conn.

<17> SATA_PTX_DRX_P4
 <17> SATA_PTX_DRX_N4
 <17> SATA_PRX_DTX_N4
 <17> SATA_PRX_DTX_P4



USE 8527 re-driver
 SA00007JU10

FFC Type



Chip Enable, Internally pulled up at ~150KΩ

EN	Status
L	Chip disabled
H	Chip enabled(default)

Programmable output de-emphasis level setting for channel A.

Internally tied to VDD/2(M status).

A_DE	De_Emphasis
M	-3.5dB(Default)
L	0dB
H	-6dB

Programmable output de-emphasis level setting for channel B.

Internally tied to VDD/2(M status).

B_DE	De_Emphasis
M	-3.5dB(Default)
L	0dB
H	-6dB

Equalizer control and program for channel A.


Internally tied to VDD/2 (M status).

A_EQ2	A_EQ1	EQ for channel loss
L	M	2.4dB
L	L	7.4dB
L	H	14.4dB
M	M	12.2dB(default)
M	L	9.4dB
M	H	13.3dB
H	M	6.2dB
H	L	11.2dB
H	H	5dB


Equalizer control and program for channel B.

Internally tied to VDD/2(M status).



B_EQ2	B_EQ1	EQ for channel loss
L	M	2.4dB
L	L	7.4dB
L	H	14.4dB
M	M	12.2dB(default)
M	L	9.4dB
M	H	13.3dB
H	M	6.2dB
H	L	11.2dB
H	H	5dB



M.2 SSD



M.2 SSD



Vinafix.com

Reserve Page





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/11/23	Deciphered Date	2017/12/31	Title	N18E-GDDR6 D
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number	Rev 1.0
				Date: Monday, August 12, 2019	Sheet 69 of 101

Vinafix.com


Reserve Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/11/23	Deciphered Date	2017/12/31	Title	N18E-GDDR6 D
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number	Rev 1.0
				Date: Monday, August 12, 2019	Sheet 70 of 101

USB3.0




USB Host Charger









0911 Rerserve PU, vendor suggest to EC control
if future need support SDP2

USB Host Charger Truth Table

CHG_EN	CTL1	CTL2	CTL3	ILIM_SEL	MODE	Current Setting	Limit	Note
	0	1	0	1	SDP1-OFF	ILIM_H		Port power off
	0	1	0	1	SDP1	ILIM_H		Data Lines Connected
	0	1	1	1	DCP Auto	ILIM_H		Data Lines Disconnected
	1	1	1	1	CDP	ILIM_H		Data Lines Connected





USB3.0



Vinafix.com

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/11/23	Deciphered Date	2017/12/31	Title	N18E-GDDR6 D
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date	Monday, August 12, 2019
				Sheet	72 of 101
				Rev	1.0
				Rev	1.0

IO/B CONN



Vinafix.com

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/10/30	Deciphered Date	2018/10/30	Title	IO/B
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number
				Date: Monday, August 12, 2019	Rev 1.0
				Sheet 73 of 101	

Vinafix.com

Reserve Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/11/23	Deciphered Date	2017/12/31	Title	N18E-GDDR6 D
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number	Rev 1.0
				Date: Monday, August 12, 2019	Sheet 74 of 101

Vinafix.com


Reserve Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/11/23	Deciphered Date	2017/12/31	Title	N18E-GDDR6 D
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number	Rev 1.0
				Date: Monday, August 12, 2019	Sheet 75 of 101



Vinafix.com

Reserve Page


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/11/23	Deciphered Date	2017/12/31	Title	N18E-GDDR6 D
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number	Rev 1.0
				Date: Monday, August 12, 2019	Sheet 76 of 101




FAN Conn






Reset Circuit




Reset Button



Screw Hole




Turbo Key




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/10/30	Deciphered Date	2018/10/30	Title	FAN & Screw Hole
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	FH58F M/B LA-J251P
				Date:	Monday, August 12, 2019
				Sheet	77 of 101
				Rev	1.0


System DC interface




+1.05VALW TO +1.05V_VCCST /+1.8VALW TO +1.8VS



For Power ON/Off Sequence



+1.05VALW TO +1.05VS_VCCSTG



Vinafix.com



Reserve Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/11/23	Deciphered Date	2017/12/31	Title	N18E-GDDR6 D
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number	Rev 1.0
				Date: Monday, August 12, 2019	Sheet 79 of 101

Vinafix.com

Reserve Page



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/11/23	Deciphered Date	2017/12/31	Title	N18E-GDDR6 D
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number	Rev 1.0
				Date: Monday, August 12, 2019	Sheet 80 of 101



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2016/11/03	Deciphered Date	2017/06/14	Title	DCIN
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Rev 1.0
				Date:	Monday, August 12, 2019
				Sheet	81 of 100


Battery Bot Side

- PIN1 GND
- PIN2 GND
- PIN3 SMD
- PIN4 SMC
- PIN5 TEMP
- PIN6 BI
- PIN7 Batt+
- PIN8 Batt+





When PR204=18.7K

For KB9022 OTP	Active	Recovery
VCIN0_PH (V)	89'C, 1V	56'C, 2V
PH202 (ohm)	8.0524K	26.11K




$$ADP_I = 20 * I(\text{adapter}) * 0.01$$
$$I(\text{adapter}) = \text{adapter (W)} * 130\% / 19$$





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/11/15	Deciphered Date	2019/11/15	Title	+3VALW/+5VALW
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number FH58F M/B LA-J251P
				Date	Monday, August 12, 2019
				Sheet	84 of 100



8288RAC


ILMT='0' Min 8A


ILMT='Floating' 12A


ILMT='1' 16A

Choke 1uH SH00000YE00 (Common Part)
(Size:6.86 x 6.47 x 3 mm)
(DCR:6.2m~7.2m Ohm)



Choke: SH00000YE00 Size:7x7x3 (Common Part)
Rdc=6.7mohm(Typ), 7.4mohm(Max) CYNTEC
Rdc=Xmohm(Typ), 11mohm(Max) TOKO
Rdc=6.2mohm(Typ), 7.2mohm(Max) Maglayers
Rdc=8.3mohm(Typ), 10mohm(Max) Tai-Tech
Rdc=6.7mohm(Typ), 7.4mohm(Max) Chilisun
Rdc=6.9±15% Panasonic











Main Func = VCCGT/+VCCSA




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/01/06	Deciphered Date	2017/01/06	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				+VCC GT/+VCC SA	
Size	Document	Number		Rev	
				1.0	
Date: Monday, August 12, 2019				Sheet 91 of 100	




Samsung VRAM
When, VRAM_VDD_CTL=High
Vboot=Vref*R2/(R1+R2+80)
=2*35.7K/(10K+35.7K+80)
=1.56V
When, VRAM_VDD_CTL=Low
Vboot=Vref*R2/(R1+R2+80)
=2*(35.7K/52.3K)/(10K+(35.7K/52.3K)+80)
=1.356V
Micron & Hynix VRAM
When, VRAM_VDD_CTL=High
Vboot=2*30.9K/(10K+30.9K+80)
=1.51V
When, VRAM_VDD_CTL=Low
Vboot=2*(30.9K/68.1K)/(10K+(30.9K/68.1K)+80)
=1.36V



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/02/01	Deciphered Date	2017/12/31	Title	PWR +1.5VVRAM
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Rev 1.0
Size		Document Number		SKL_H 42	
Date		Monday, August 12, 2019		Sheet 93 of 100	






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/01/06	Deciphered Date	2017/01/06	Title	PWR +NVVDD1
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				FH58F M/B LA-J251P	
				Date	Monday, August 12, 2019
				Sheet	96 of 100

N18P-G0
+NVVDD
560uF X 5
22uF_0603 X 15
10uF_0402X 34
1uF_0201 X 28

Rail (GPU Ball) Name	Balls	Voltage	Filtering under GPU	Filtering Near GPU
GB4B-256 Package				
NVVDD		Varies	185 X 0.47uF (0201W X65) 23 X 10uF (0603 X65) 4 X 22uF (0805 X65) 3 X 47uF (0805 X65)	2 X 470uF (Pocap)
FBVDDQ (GPU side) ¹		1.25V 1.35V 1.5V 1.55V	48 X 0.47uF (0201 X65) 5 X 10uF (0603 X65)	7 X 10uF (0603 X65) 9 X 22uF (0603 X65)



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/01/06	Deciphered Date	2017/01/06	Title	PWR VGA DECOUPLING
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					FH58F M/B LA-J251P
				Date:	Monday, August 12, 2019
				Sheet	97 of 100
				Rev	1.0

Vinafix.com

Reserve Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/11/23	Deciphered Date	2017/12/31	Title	N18E-GDDR6 D
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number	Rev 1.0
				Date: Monday, August 12, 2019	Sheet 98 of 100

Vinafix.com

Reserve Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/11/23	Deciphered Date	2017/12/31	Title	N18E-GDDR6 D
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date: Monday, August 12, 2019	Rev 1.0
				Sheet 99 of 100	

Version change list (P.I.R. List)

Page 1 of 1
for PWR

Item	Fixed Issue	Reason for change	PG#	Modify List	Date	Phase
01	Design Update	For EA Turning and HW sequence	93, 94 95, 97 89, 92	change PR1009 from 100K_0402_5% (SD028100380) to 10K_0402_5% (SD028100280) change PG pull high from +3VS to +3VALW change PRW1 from 20K_0402_1% (SD034200280) to 1K_0402_1% (SD034100180) Change the PCW27 from pop to un-pop, and . PCW27.2 net name change from +1.35VSDGPU to Vsense_+1.35VS_VGAP. unpop PCV135 Change the PUV8, PCV9 from pop to un-pop. Add location PRV51 0_0402_5% (SD028000080), and pop. Change the PCW21, PCW22 From 4700P_0402_50V (SE074472K80) to 2200P_0402_50V(SE074222K80). Delete PL1111 (HCB2012KF-121T50_0805)	11/14	A
02	Design Update	solution change	83, 85 90, 91	Change the PQB2,PQM2 from AON7506 (SB000010A00) to EMB12N03V (SB00001HV00) update location PRG5 PRA3 to PUG1 PUA1 PLZ1,PLG1,PLZ2,PLZ3,PLZ4 change to common part P/N (SH00001EE00) pop PQZ2, PQZ4 unpop PQZ1, PQZ3	11/16	A
03	Design Update	0 ohm to R-short	83, 85 90, 91	Change PRM10, PRM8, PRV82, PRV85, PRV92, PRV95, PRV79, PRV81, PRV84, PRV89, PRV91, PRV94, PRV54, PRV56, PRV70, PRV145, PRV146, PRZ72, PRZ73, PRZ25, PRZ30, PRZ32, PRZ18, PRZ9, PRZ11, PRZ24, PRZ27,PRV20, PRV34	11/16	A
04	Design Update	For CPU transient	89, 92	change PRZ12 from 1.78K_0402_1%(SD00000WY80) to 1.62K_0402_1%(SD000003380) change PRZ14 from 31.6K_0402_1%(SD034316280) to 28K_0402_1%(SD034280280) change PCZ24 from 470P_0402_50V8J(SE071471J80) to 220P_0402_50V8J(SE082221J80) change PRZ51 from 84.5K_0603_1%(SD014845280) to 100K_0603_1%(SD014100380) PRZ61=110k ohm @H82, PRZ61=102k ohm @H62 PRZ35=25.5k ohm @H82, PRZ35=28k ohm @H62 unpop PCZ101, PCZ103, PCG102 pop PCZ176 un pop PCZ120, PCZ104, PCZ105, PCZ118, PCZ111, PCZ108, PCZ126, PCZ124 for H82 un pop PCZ120, PCZ104, CZ105, PCZ118, PCZ111, PCZ108, PCZ126, PCZ124, PCZ123, PCZ127, PCZ107, PCZ113, PCZ116, PCZ114 for H62	11/19	A
05	Design Update	solution change	84	Change the PL501 1.5uH to common part Change the PCZ47, PCZ48, PCZ65, PCV36, PCV249 from 33U_25V_NC_6.3X4.5 (SF000007200) to 33U_25V_M (SF000007700) Chnage the PRZ43 from 12.1K_0402_1% (SD034121280) to 12K_0402_1% (SD034120280)	12/3	A
06	Design Update	solution change	87	unpop PC1811 0.47U_0402_6.3V6K (SE124474K80)	12/12	B
07	Design Update	solution change	83, 97	pop PCV149~PCV158, PCV162~PCV165, PCV258 (1U_0201_6.3V6M) reserve PDB2 for dead battery	12/18	B
08	Design Update	solution change	87, 93, 94	Change PR1010, PRW9, PR1801, PR2501 from 0ohm to r-short	12/18	B
09	Design Update	For ESD request	82	Pop PC205 0.1U_0603_25V7K (SE042104K80) HS 麗 鋁 皮 離 ESD 能量透過 HS小板 及 HS c a b l e coupling 到板造成	1/15	B
10	Design Update	For EMI request	93, 96	Pop PCW1, PCV48 2200P_0402_50V7K (SE074222K80) for EMI request Pop PCW2, PCV47 0.1U_0402_25V6 (SE000006880) for EMI request	1/15	B

Vinafix.com

Security Classification	Compal Secret Data		Title	
Issued Date	2017/10/30	Deciphered Date	2018/10/30	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 1.0
Size	Document Number	Rev		
Custom	FH58FM/B LA-J251P	1.0		
Date:	Monday, August 12, 2019	Sheet	100	of 100

Item	Page	Title	Date	Issue Description	Solution Description	Phase	Rev.
1	6	Chipset	11/14	Update CPU,PCH,GPU PN.		DVT	0.2
2	43,68, 71,72	Source	11/14	Change material source.	1.Change CS95,CM3,CM20,CS5,CS111 to SGA00003700.	DVT	0.2
3	58	EC	11/14	Design change.	1.Add CB14 on EC_RST#.	DVT	0.2
4	27,37	GPU	11/14	Design change and fine tune sequence.	1.Remove RV397, pop RV335. 2.Reserve CV400, change RV106 to 100kohm. 3.Change RV105 to 10kohm, CV197 to 0.22uF, depop DV4. 4.Change RV22 to 200kohm. 5.Change UV45,UV48 to SA000070V00.	DVT	0.2
5	66	Sensor	11/15	Design change.	1.Remove R39,R40,C41,U6.	DVT	0.2
6	58	EC	11/16	Board ID.	1.Change RB3 to 12kohm.	DVT	0.2
7	43,56	Source	11/16	Change material source.	1.Change CS13 to SE00000X200,0603 size. 2.Change DS19 to SCA00004500. 3.Change LA4,LA5 to SM01000BW00. 4.Change UF2 to SA000067P00. 5.Change QV3,QV4 to SB00001GC00. 6.Change UH3 to SA000000H00. 7.Change UC3 to SA00007WE00.	DVT	0.2
8	32	VRAM	11/19	For N17P-G0-K1 SKU.	1.Change UV4 related component BOM structure to VRAM4G@.	DVT	0.2
9			11/20	Design change.	1.Change RV338,RH94,RH96,RH99,RH101,RH102,RH103,RH105,RX8,RX9 to R-short.	DVT	0.2
10	67	HDD	11/20	Follow DVR1012,HDD CONN P11 pull-down.	1.Add RO25, remove T211.	DVT	0.2
11	10	ESD	11/21	For ESD request.	1.Add CC101,CC102,CC103, change CD10 to 33pF and pop.	DVT	0.2
12	27,51	Crystal	11/21	By Crystal EA result.	1.Add RL14, change CL21,CL22 to 18pF. 2.Change RV80 to 470ohm, CV1,CV2 to 18pF.	DVT	0.2
13	43	TYPEC	11/23	Update CONN symbol.	1.Change JTYPEC1 to DC23300RC00.	DVT	0.2
14	42,43 ,58	TYPEC	12/18	Follow 2018 Type-C spec.	1.Remove RS127, add US14. 2.Remove TYPEC_1P5A net from PCH. 3.Add TYPEC_1P5A_EC net from EC. 4.Add RS137.	DVT	0.3
15	36	GPU	12/18	OVRM issue.	1.Change RV399 power source to +3VLP. 2.Change RV345~RV348,RV370,RV371,RV372,RV374 power rail to +3V_OVRM. 3.Add QV16,RV400,OVRM_EN net to EC/PCH, reserve RH261.	DVT	0.3
16	58	EC	12/18	Update board ID.	1.Change RB3 to 15k.	DVT	0.3
17			12/27	Design change.	1.Change RA7,RQ1,RQ2,RQ3,RQ4,RQ8,RV352,RV353,RV356,RV358,RV362,RV364,RV365,RV382,RM53 to R-short.	PVT	1.0
18	63,77	ESD/EMI	01/03	For ESD/EMI request.	1.Reserve DK2,CK6,CK7 for ESD. 2.Add SPRING1~3 for EMI.	PVT	1.0
19	58	EC	01/03	Update board ID.	1.Change RB3 to 20k.	PVT	1.0
20	66	ESD	01/31	For ESD request.	1.Add C60.	PVT	1A

Security Classification		Compal Secret Data		Title	
Issued Date	2016/07/18	Deciphered Date	2016/11/10	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PIR-HW1 Size Document Number Custom FH58FM/B LA-J251P Rev 1.0 Date: Monday, August 12, 2019 Sheet 101 of 101	